The ability to rationally tune the morphology of nanostructures is a fundamental milestone in nanoscale engineering. In particular, the possibility to switch between different shapes within the same material system represents a further step in the development of complex nanoscale devices and it increases the potential of nanostructures in practical applications. We recently reported a new form of InAs nanostructures growing epitaxially on Si substrates as vertical V-shaped membranes. Here we demonstrate the possibility of modifying the shape of these nanomembranes and turning them into nanowires by modulating the surface roughness of the substrate by varying the surface treatment. We show that the growth of nanomembranes is favored on smooth surfaces. Conversely rough surfaces enhance the growth of nanowires. We also show that the V/III ratio plays a key role in determining the absolute yield, i.e. how many nanostructures form during growth. These results envisage a new degree of freedom in the engineering of bottom-up nanostructures and contribute to the achievement of nanostructure networks.
Introduction
Nanoscale structures with controlled size and morphology have attracted extensive interest over the past years. The miniaturization of integrated circuits down to sub-micrometric scales has been key in the developments of increasingly more advanced microelectronic devices which are ubiquitous in our daily life [1] . In recent years, however, the pace of miniaturization has considerably slowed down as the customary "top-down" fabrication methods are reaching the limit of their capability [2] . Two issues in particular are hindering the development of even smaller electronic components: the failure of semiconductor physics in nanometer-scale devices and the fundamental limitations of conventional photolithography, which constitutes a key step in the top-down approach. An alternative methodology, called "bottom-up", has shown promising results in overcoming these limits. Nanostructures created "bottom-up", i.e. built from their smallest possible components, atoms and molecules, are regarded as the fundamental building blocks of future electronic devices. Examples of non-planar nanostructures can be as simple as nanowires [3, 4] or more complex structures such as nanomembranes [5] [6] [7] [8] [9] , nanowalls [10] , nanoplates [11] , nanosheets [12, 13] , nanotrees [14] , tripods and tetrapods [15] [16] [17] [18] . Besides electronics, non-planar nanostructures have also found many novel applications in research areas such as energy storage [19] , energy generation [20, 21] , lasers [22, 23] and non-linear optics [8, 24] . Here what makes the "bottom-up" approaches particularly interesting is that they offer a way to synthesize nanocrystals with controlled size and shape.
The last few years have also seen an increased interest in III-V materials and in the integration of III-Vs on silicon which is facilitated by nanowires [25] [26] [27] [28] [29] [30] [31] . Nanoscale electronics, optoelectronics, photonics and photovoltaics would benefit from this integration because nanoscale structures could be eventually engineered on silicon, a mature and less expensive platform and with complementary functionality. III-V nanostructures are promising as they offer an efficient elastic relaxation of the strain thanks to their small footprint and freestanding nature [32] [33] [34] .
In order to bring the integration of III-V materials and silicon closer to the existing technological platforms, the nanostructures should be obtained in an ordered manner on (001) substrates. Silicon (001) is the platform in use across the microelectronics industry, as CMOS fabrication on [110] reduction of structural defects and suppression of polytypism [35, 36] . The ordered growth of III-V nanostructures has been intensively studied very recently in different material systems [26, 35, [37] [38] [39] [40] [41] [42] [43] [44] . Different techniques such as electron beam, nanosphere, nanoimprint or phase-shift lithography have been used for the definition of the patterns [45] [46] [47] [48] [49] [50] . Only a few groups report on ordered growth of nanostructures on silicon (001) [35, 51, 52 ].
An important milestone in nanoscale engineering is the understanding of the underlying mechanisms that allow for the fabrication of different shapes. Several groups have shown the ability to rationally change the shape of the structures for example by inducing new branches [14, [53] [54] [55] or by directly crystallizing the material in different configurations [56, 57] . In these cases the different shapes are achieved by simply changing the growth conditions. Utama et al. have recently suggested the possibility to manipulate the shape of the non-planar nanostructures in van der Waals epitaxy by changing the surface treatments prior to growth, although they did not fully unravel the underlying mechanism [18, 58] .
We recently reported on a new form of InAs nanostructures, vertical wing-shaped membranes [8] . A microscopic model for the formation of the membranes and a detailed study on the effect of the growth conditions on their morphology were also reported [8, 9] . In this work we demonstrate that it is possible to modify the shape of InAs nanostructures simply by modulating the surface roughness of the substrate. We examine the role of the V/III ratio, etching and cleaning steps in the relative occurrence of nanomembranes and nanowires. We show that, among these factors, fine sample preparation can be used to favor the presence of one or the other type of nanostructure which relies on two different growth mechanisms. We also show that the V/III ratio plays a key role in determining the absolute yield, i.e. how many nanostructures form during the growth. The ability to manipulate the shape of nanostructures is a further step in the fabrication of advanced nanodevices and nanosystems as it gives a new degree of freedom in the engineering of bottom-up nanostructures.
Experiments
The InAs nanostructures were grown by MBE in a DCA P600 system. The growths were performed on (001) p-doped silicon wafers with a resistivity of 0.1-0.5 Ω cm. To achieve precise positioning of the nanostructures, we defined regular arrays of nanoscale holes on a thermally oxidized Si(001) wafer, with diameters ranging from 30 to 350 nm and pitches (the inter-hole distances) ranging from 200 to 2000 nm. The thermal oxide layer was grown in a Centrotherm furnace at 900 1C; before loading into the furnace, the wafers have been cleaned with a RCA process to remove organic and metallic contaminants. The pattern was predefined in a ZEP resist with electron-beam lithography and had been transferred to the 20 nm thick oxide layer using a 12 s 7:1 buffered HF (BHF) wet etch or by a He/CHF 3 reactive ion etch. Prior to the introduction in the MBE chamber, a further dip in a wet etching solution was performed in order to guarantee a pristine surface. The samples with patterns defined in the 7:1 BHF solution were dipped in the same wet etching solution for a further 1 s before loading. The patterns prepared with the He/CHF 3 dry etch were dipped in three wet etch solutions: a 7:1 BHF; a customized, highly diluted BHF wet etch for a more controlled etching rate; a typical isotropic polysilicon etch in nitric and hydrofluoridric acid. The reason for using different etching solutions was to deliberately change the surface roughness of the silicon substrate. After the last dip it was observed that the oxide thickness is reduced to 10 nm. The different sample preparations are summarized in Table 1 .
The substrates were subsequently degassed at 600 1C for 2 h in UHV and transferred to the growth chamber. There, they were again heated to 770 1C for 30 min to further remove possible surface contaminants. After this steps, the HF treated silicon surfaces are hydrogen free as the hydrogen desorbs already at 510 1C [59] . The growth was carried out at a nominal In growth rate of 0.2 Å/s, As 4 partial pressure ranging between 0.1 Â 10 5 and 1.4 Â 10 5 Torr (V/III beam equivalent pressure -BEP -ratios from 6 to 90), temperature 520 1C, and with 7 rpm rotation. In a previous work [9] we showed that at this temperature there is optimal growth selectivity: the nanostructures preferentially nucleate in the openings where the silicon surface is exposed, rather than on the SiO 2 of the growth mask [41] . Once the growth temperature had been reached, both sources (As and In) were opened at the same time and then switched off simultaneously at the end of the growth. The samples were then cooled down to 200 1C and removed from the reactor. The morphology of the samples was characterized by scanning electron microscopy (SEM) and by transmission electron microscopy (TEM) in a TECNAI F20 operated at 200 kV from the Institut Català de Nanociència i Nanotecnologia (ICN2) at UAB Campus, Bellaterra, Barcelona; in a Phillips CM300 operated at 300 kV and a FEI Tecnai OSIRIS operated at 200 kV from the Centre de Microscopie Electronique (CIME) at EPFL Lausanne. TEM cross-sections were prepared by using a Focus Ion Beam (FIB).
Results
In this section we analyze the influence of the substrate preparation on the relative occurrence of nanomembranes and nanowires. The first subsection is dedicated to the description of the effects of a full wet chemical etch. Then we move to analyze the growth on patterns defined through dry etching. The results obtained by varying the final dip are presented in a further subsection.
Analysis of sample prep. N.1: wet etch þ BHF dip
As an initial step in the analysis of the experimental results we examine the growth of InAs nanostructures on a first substrate obtained by defining the pattern with a main etch and dip in a 7:1 BHF etch (sample preparation N.1). Fig. 1 shows scanning electron microscopy (SEM) planar and tilted images of the samples grown under an As 4 partial pressure of 1.15 Â 10 5 (V/III BEP ratio¼60) for 2 h. It is worthwhile to note that the sample had been prepared and grown in the same experimental conditions employed in the previously reported works on V-shaped nanomembranes [8, 9] . Interestingly, as we show in Fig. 1(a) , it can be seen that in addition to the V-shaped nanomembranes ( Fig. 1(b) and (c)), nanowires ( Fig. 1 (c) and (d)) and tripods ( Fig. 1(e) ) are also present. Under these particular growth conditions the nanomembranes represent 90% of the structures grown while the nanowires are typically 9%. Only a small occurrence of tripods ( o 0:5%) is detected.
We now proceed to determine if the V/III BEP ratio can influence the occurrence of any of these nanostructures. To this purpose we performed another set of growths using the sample preparation N.1 and varying the V/III BEP ratios from 6 to 90. For simplicity we will write V/III ratio instead of V/III BEP ratio.
Representative planar view SEM images are displayed in Fig. 2 .
Here the inter-hole distance is 1000 nm and the opening size is 90 nm. At very low V/III ratio (V/III¼6, shown elsewhere [9] and not shown here) we find only indium droplets. This is in agreement with the observation that the formation of indium terminated Si(001) surfaces inhibits the formation of InAs islands [60] . By increasing the V/III ratio up to 12, the nanostructures start to form. At this V/III ratio we have many islands but by increasing the V/III ratio, islands progressively give way to nanomembranes and nanowires. We conclude then that the yield of the nanostructures depends strongly on the V/III ratio. Another observation stemming from the SEM images in Fig. 2 is that the length of the nanowires and nanomembranes increases with the V/III ratio. Indeed, similar to nanowires, the length of the arms of the nanomembranes depends on the V/III ratio, consistent with a group V-limited growth regime [9] . In Fig. 3 we summarize the statistical analysis of the yield of the nanomembranes (Fig. 3(a) ) and of the nanowires (Fig. 3(b) ) as a function of the V/III ratio for different hole diameters. In agreement with Fig. 2 , the yield is low for small V/III ratios and increases with the V/III ratio. The yield depends inversely on the hole diameter (i.e. it decreases with larger holes). Conversely, the results do not show a dependence of yield on the inter-hole distance (see Supporting Information for further details).
Having looked at the yield of nanostructures in the different patterns, we turn our attention to the relative occurrence of nanomembranes against nanowires (Fig. 3(c) ). Across all patterns with different V/III ratios we observe a general an increased occurrence of nanomembranes, between 90% and 98%. This shows that, while the V/III ratio has a role in determining the overall yield of the nanostructures, it does not significantly impact the relative occurrence of nanomembranes. Conversely we see that the relative occurrence of nanomembranes seems to show a dependence on the hole diameter and it decreases as the hole size decreases (Fig. 3(c) ).
Analysis of sample prep. N.2: dry etch þ BHF dip
In order to determine if the hole size really limits the yield of nanostructures and if it could potentially increase the nanowire formation, we fabricated arrays with smaller holes. In order to reach smaller diameters, we replaced the standard wet etch (isotropic, inevitably enlarges the diameter) with a dry etch (anisotropic). A 7 s He/CHF 3 reactive ion etch (RIE) and a fast dip in a BHF solution (sample prep. N.2) allowed us to obtain holes as small as 30 nm in diameter, three times smaller than the smallest we could achieve in the previous sample preparation N.1. We then performed a new growth keeping the same growth conditions (T¼520 1C, BEP V/III¼60 and a nominal In growth rate of 0.2 Å/s) of our first sample with preparation N.1. As shown here below, the novel sample preparation drastically changes the outcome of the growth. The first difference we observe with the new preparation is that the absolute yield (defined as the sum of yield of nanomembranes and yield of nanowires) is reduced. For a hole diameter of 90 nm, with the previous sample preparation in a wet chemical etch, a yield of 95% was achieved. With the new preparation, the yield at the same hole diameters decreases to 45%. Even at smaller hole diameters (which did not exist in the previous sample) the yield increases but only up to 70% for the smallest hole size of 30 nm. We look now at the relative occurrence of nanomembranes against nanowires as a function of the hole diameters. These results are reported in Fig. 4  (a) . We observe a significant drop in the nucleation of the nanomembranes especially at small holes. In line with the previous sample preparation, the relative occurrence decreases by decreasing the opening size. Interestingly, for hole diameters below 175 nm the relative occurrence of nanomembranes is less than 50% while for sample preparation N.1 it was in a range between 88% and 96%.
In summary, we can confirm that small holes favor the growth of nanowires rather than nanomembranes. In addition, for the same hole size the occurrence of nanowires is enhanced by the use of a dry etch. This different behavior suggests that the two etching procedures produce holes with different features.
Analysis of sample prep. N.3 (dry etch þ highly diluted BHF dip) and sample prep. N.4 (dry etch þ polySi dip). The role of surface roughness
To further investigate the effect of the etching procedures on the characteristics of the holes, we grew another set of samples on patterned substrates prepared by dry etching followed by different etching solutions. Our hypothesis here is that surface roughness might be key in the initial stages of growth, thereby allowing one growth mode or the other. We chose etching solutions having a strong influence on the silicon surface roughness. There is extensive literature on the effect of etching solutions on the surface roughness of silicon. Higashi et al. found that the microscopic roughness of the silicon surface can be altered by varying the pH of the HF solutions [61] . In particular, a high pH HF solution shows a smoothening effect on Si(111) surfaces. On other silicon surface orientations such as (001) the solution develops (111) facets, thereby increasing the surface roughness [62] . One way to increase the pH is to add NH 4 F [63, 64] . In this case, etching Si(001) with NH 4 F starts with the formation of small (100) terraces and pyramids with (111) facets and continues with the uncorrelated etch of the terraces. This process leads to a continuous increase in surface roughness during the etching process [62] . Conversely, in microelectronics, a widely used process to reduce surface roughness is a wet chemical etching of silicon in HNO 3 :HF solutions with high concentrations of HNO 3 (solution called polysilicon etch) [65] . This etch consists of a two-step chemical process: (1) oxidation of Si to form SiO 2 by the acid HNO 3 and (2) dissolution of SiO 2 by HF and release of a new silicon surface. This is conceptually similar to the sacrificial oxidation performed in microelectronics to remove the RIE damaged silicon [66] .
In order to create a rougher surface, we modified the final dip we had used in sample preparations N.1 and N.2 (a common buffered HF composition of 7:1 NH 4 F (40%)-HF (49%), with a pH of 5 [67] ) by adding NH 4 F. We prepared a highly diluted solution: 500:1 NH 4 F (40%)-HF (49%) which we found to have a pH 8. Dry etching followed by this solution is referred to as sample preparation N.3 listed in the table in Section 2. In order to perform a complementary test on a smoother surface, we substituted the BHF dip with a HNO 3 :HF etch. Dry etching followed by a dip in HNO 3 :HF:H 2 O 50:3:20 solution is referred to as sample preparation N.4. Fig. 4(b) and (c) shows the relative occurrence of nanomembranes against nanowires obtained with these solutions. Data are plotted as a function of the hole diameter, in analogy with Fig. 4(a) . Examining the results of the growth on the rough surface (sample prep. N.3) we found that the occurrence of nanowires is larger not only for small holes but also for large holes, where we had seen a majority of nanomembranes with the sample preparation N.2. As we can see in Fig. 4(b) the relative occurrence of nanomembranes against nanowires is always below 50%, even for holes larger than 200 nm. This strongly suggests that the increased roughness of the sample promotes the growth of nanowires. On the other hand, growth on the smoother surface (sample prep. N.4) gave a complementary result and indicated that a smooth surface promotes the occurrence of nanomembranes. The occurrence of nanomembranes has indeed increased to above 70% for all the hole diameters investigated (Fig. 4(c) ), similar to what was obtained with the wet etch in sample preparation N.1. As a result, the occurrence of nanowires is reduced accordingly. We note that we obtained a high occurrence of nanomembranes also with another surface treatment consisting of oxidation and of dissolution of oxide and as such yielding smooth surfaces. In this case, after the reactive ion etch in He/CHF 3 , the silicon surface has been oxidized in water in a clean room environment. Then, the thin layer of SiO 2 has been dissolved by a dip in buffered HF. This result (not shown) would support our hypothesis that by changing the roughness of the silicon surface it is possible to tune the type of nanostructure to be grown. 
Discussion
We turn now to the analysis on the role of the substrate preparation in the yield of nanowire and nanomembrane growth. We start by discussing the dependence of the relative occurrence on the hole diameter observed on the samples prepared with a full BHF etch and with the dry etch followed by a dip in BHF (sample prep. N.1 and N.2). To answer the question as to why the growth of nanowires is favored at the expenses of the nanomembranes for smaller hole sizes and rougher Si surfaces, we looked in more detail at the initial stages of growth for the two types of nanostructures.
In a previous publication [8] we showed that the InAs V-shaped nanomembranes stem from the two opposite facets of a nanoscale nucleus with a rectangular pyramidal shape. In the early stages of growth a Stranski-Krastanov (SK) type of quantum dot (QD) with {111} facets nucleates as a consequence of the high lattice mismatch between InAs and Si (11.6%). Subsequently, the growth proceeds selectively on the two (111)B facets of the QD forming the arms of the nanomembranes. The lateral growth of the arms, that consist of (0-11) and (01-1) surfaces, proceeds via step-flow in the 〈011〉 directions, slowly compared to 〈111〉 B. The width of the nanomembrane is thus given by the distance between the two opposite {110} planes and as such it is mainly determined by the width of the initial quantum dot [9] . An example of this is shown in Fig. 6(a) . Here, a cross sectional high-resolution TEM image taken at the interface between the InAs V-shaped nanomembrane and the Si substrate reveals the characteristic nucleus.
In Fig. 6(b) we show a representative TEM image of the bottom part of a nanowire. In this case, we could never find a pyramidal nucleus from which the nanowire should originate. This result is in agreement with the extensive existing literature. The area where the initial stage of the growth takes place exhibits zinc-blende crystalline structure, as we can see in the associated fast Fourier transform in Fig. 6(c) . The absence of this pyramidal nucleus at the base of nanowires suggests that the SK growth of QDs is being suppressed in the holes. Moreover, the more frequent appearance of nanowires at smaller hole sizes indicates that the suppression of SK is more likely for smaller holes. It is worth noting that the SK growth mode on a confined area (like the apertures of the mask oxide) is diffe rent from that on a large unpatterned surface. As SK growth is a mechanism to release mismatch strain, there is a critical size for the hole below which the SK mechanism is suppressed [68] . This can explain why smaller holes tend to favor the growth of nanowires. We now turn our attention to the role of the surface treatment (roughness) on the relative occurrence of nanomembranes/nanowires. An enhancement of the nanowire growth was obtained by substituting the wet etch in BHF with the dry etch in CHF 3 /He (from sample prep. N.1. to sample prep. 2). For a given hole diameter, the percentage of nanowires obtained with dry etching is higher than that obtained with wet etching.
Atomic force microscopy (AFM) measurements of the silicon oxide under the different treatments showed that its roughness does not vary. This prompted us to perform TEM analysis in order to study the morphologies of the holes obtained with the two etching procedures.
Cross-sectional low magnification HRTEM images of the nanoscale holes obtained by dry and wet etching followed by a dip in BHF are reported in Fig. 7 . Fig. 7(a) , (d) and (g) are false color images showing the different morphologies of the holes defined with wet etching (a) and dry etching ((d) large size hole and (g) small size hole). Fig. 7  (b), (c) ; (e), (f); and (h), (i) show the profile of the holes at different magnifications. In the case of dry etching the hole shows a deep dig in the crystalline silicon as the etching does not land selectively on the silicon substrate. The dig in silicon is reduced by decreasing the hole size due to the aspect ratio dependent etching (ARDE) phenomenon [69] . In Fig. 7 it can also be seen that, on the other hand, the silicon dioxide is selectively removed in the hole defined with a full BHF wet etch. We believe that the surface at the bottom of the holes for sample prep. N.2 (dry etching) is rougher than that obtained with the sample prep. N.1 (wet etching). CHF 3 -based dry etching is known to modify the silicon surface, in part due to the ion bombardment of the RIE process, which can even sputter material off the surface. As a consequence, the silicon exposed to plasma is generally damaged [70] , while concentrated and buffered HF wet etching does not affect the crystal order of the Si(001) surface [71, 72] .
We have also tried to characterize the roughness of the silicon surface after the four sample preparations with AFM analysis. Unlike the TEM analysis reported above, in the AFM measurements the roughness of the silicon surface has been measured on large areas of the sample and not in the nanoscale holes: indeed, measuring roughness inside nanoscale holes is not within reach of the existing state-of-the-art AFM techniques. The AFM measurements proved inconclusive as we could not detect any difference in roughness on the large areas within the experimental error: this however does not disprove the TEM analysis conducted within the holes and is compatible with ARDE, the effect where the etch rate depends on the aspect ratio (depth/width) of the features to be etched [69] .
In conclusion, we believe that the main driver favoring the formation of nanowires or nanomembranes is not as much the hole size per se but the roughness of the substrate: a small hole size simply increases the probability of having only a small area available for the SK transition which in turn favors the growth of nanowires since -as we have explained above -it is not relying on SK unlike in the growth of nanomembranes. An equal or better level of control can be achieved by directly acting on the roughness of the substrate: by increasing the roughness we can reach the critical size below which SK is suppressed. This gives us a way to control the relative occurrence of nanomembranes independently from the hole size in the array, effectively providing a new extra degree of freedom. Removing the constraint on the size of the array is an important step in obtaining more control on the design of nanosystems and in determining the size of the nanostructures.
Conclusions
In summary, we have investigated the role of the growth conditions and sample preparation parameters for the growth of InAs nanowires and nanomembranes. In particular we showed for the first time the role of the sample preparation (etching and cleaning steps) in favoring the occurrence of nanomembranes or nanowires. We showed that the formation of InAs V-shaped nanomembranes is quenched by increasing the roughness of the substrate since the formation of Stranski Krastanov quantum dots from which the nanomembranes' stem is suppressed under these conditions. This quenching of the nanomembranes in turn favors the growth of nanowires. Conversely, the preparation of a smooth surface enhances the growth of nanomembranes at the expenses of nanowires' growth. This work is a further step towards fabrication of nanostructure networks and the achievement of high complexity on the same substrate.
